That is a Exclusive method of read cycle implicitly tackled into the interrupt controller, which returns an interrupt vector. The 32-bit handle subject is disregarded. 1 achievable implementation is to crank out an interrupt admit cycle on an ISA bus utilizing a PCI/ISA bus bridge. Also, a configuration Area accessibility https://nathanlabsadvisory.com/industries/